🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Thread View: comp.lang.verilog
1 messages
1 total messages Started by Training Registrar Wed, 31 Jan 1996 00:00
COURSE: Advanced Techniques Using Verilog, March 4-6, Beaverton OR
#186
Author: Training Registrar
Date: Wed, 31 Jan 1996 00:00
94 lines
4964 bytes
Qualis Design Corporation will be offering another session of its popular 
3-day course `Advanced Techniques Using Verilog' in Beaverton, Oregon,
during the week of March 4-6.  A brief overview of the course follows:

------------------------------------------------------------------------------


                  Advanced Techniques Using Verilog

                          Course Overview

             Copyright (c) 1996 Qualis Design Corporation

`Advanced Techniques Using Verilog' is a fast paced, 3-day hands-on,
multimedia course designed to bring Engineers with experience in using
the Verilog language to an unparalleled level of efficiency.

After a review of the more advanced behavioral constructs and features
of Verilog, the course immediately illustrate how these constructs can turn
an ordinary-looking environment into a design simulation and verification
powerhouse through the use of bus-functional models, test harnesses,
abstract regressionable testbenches and behavioral models.

Each day of class includes interactive lecture sessions with 8 labs.
Students will have access to individual Sun Sparcstations and the
Verilog simulation environment.  The instructor presents the material
using a projection system that allows 30% more material to be presented
in a given amount of time with vivid, interest-grabbing color slides,
as compared to black & white overheads.

Student Questions
-----------------
Prior to the first day of the course, registered students are encouraged
to submit questions related to their current usage of Verilog to the
instructor.  Questions or topics that illustrate modeling techniques
or features of the language will be included in the course presentation.

Course Prerequisites
--------------------
Students are expected to have prior experience with the language, or
previously attended the Qualis course `A Comprehensive Introduction to
High-Level Design Using Verilog'.

About Qualis Design Corporation
-------------------------------
Founded in 1992, Qualis Design Corporation has quickly become the
leading independent provider of High Level Design consulting and
training services.  The company provides services to leading-edge high
technology firms worldwide, including Intel, Hewlett-Packard,
Tektronix, Xerox, TRW, Northern Telecom and Bell-Northern Research.

Qualis' High Level Design Training Courses are conducted on leading-
edge Sun workstations using the latest EDA vendor tools, and are
taught by engineering professionals with extensive digital design
experience.  Engineers who complete the `Advanced Techniques Using
Verilog' course will be more efficient users of system simulation tools
and will be capable of implementing advanced simulation environments.

Additional Information
----------------------
The `Advanced Techniques Using Verilog' course is taught over three
consecutive days.  Complimentary continental breakfast, a full lunch
and afternoon refreshments are provided for each day of the class.
Lodging conveniently located near the class site is available, with
morning and evening shuttle service.

The next regularly scheduled class will be held on:

        `Advanced Techniques Using Verilog'

     Class Dates:	March 4-6, 1996

     Time:          	8:30 AM to 5:00 PM

     Class Location:	Qualis Design Corporation
			Corporate Headquarters
			Beaverton, OR

For more information about this course, including course description
and syllabus, contact us at:

                      Qualis Design Corporation
                     15455 NW Greenbrier Parkway
                              Suite 250
                       Beaverton, OR 97006 USA

                        Phone: +1-503-531-0377
                         FAX: +1-503-629-5525
                     E-mail: training@qualis.com

------------------------------------------------------------------------------
Copyright (c) 1996 Qualis Design Corporation.  All rights reserved.

`Verilog' is a registered trademark of Cadence Design Systems, Inc.
Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads