🚀 go-pugleaf

RetroBBS NetNews Server

Inspired by RockSolid Light RIP Retro Guy

Article View: comp.lsi
Article #304

Re: Book on Verilog HDL

#304
From: davidb
Date: Thu, 09 Aug 1990 20:29
45 lines
2591 bytes
/* Written 10:31 am  Aug  3, 1990 by jcallen@Encore.COM */

>Seems like there is potential for confusing Verilog HDL with:

>	VHSIC Hardware Description Language (VHDL)

>where VHSIC stands for Very High Speed Integrated Circuit. _This_ VHDL was
>designed by Intermetrics and is the one the government likes.

Whoa!!  Alarm Bells!!  Deflector shields up!!  Extreme defensive mode on!!

The present VHDL (VHSIC Hardware Description Language) is an IEEE
standard (1076-1987).  To say that it was "designed by Intermetrics"
is unfair to a lot of very bright people that worked very hard on the
VASG (VHDL Analysis and Standadization Group) during the
standardization process.  It is true that the language designed for
the government by Intermetrics, VHDL 7.2, was used as a baseline by
the VASG; however, this language was extensively changed and now must
be called a committee effort in every sense of the word (both good and
bad).   (No flame Jerry --- just setting the record straight).

Synthesis from VHDL (or a subset of VHDL) is also "here today" in the
form of products by Synopsys, among others.  The VHDL text to which
Jerry refers is by Lipsett, Shaefer, and Ussary and is published by
Kluwar.

VHDL is presently in the middle of the re-validation process (required
by IEEE rules every five years).  It looks as though there will be
some fairly extensive changes made during this process.  Anyone
interested in this process can contact Victor Berman at Cadence in
Boston; Victor is head of the North American branch of the VASG.  Stan
Krowlikowski of IBM in Rochester, MN is chair of the overall VASG.

The VHDL User's Group will be meeting at the Claremont resort hotel
October 15-17, 1990.  For information contact CMS (Conference
Management Services) in Menlo Park at (415) 329-0510.  It looks like a
good group of papers (said the program chair, modestly).  The
following two days the Design Automation Standards Subcommittee (DASS)
will meet.  The DASS is the parent group of the VASG.  In addition to
the VASG other working groups will be meeting.

						Dave Barton
						Intermetrics, Inc.
						barton@i2wash.com
Technical Details
Message-ID: <22800003@inmet>
Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!usc!apple!olivea!orc!bu.edu!inmet!davidb
References: <140081@sun.Eng.Sun.COM>

Show Full Headers
Complete Article Headers
Path: arc1-ca.pugleaf.net!utzoo!utgpu!news-server.csri.toronto.edu!cs.utexas.edu!usc!apple!olivea!orc!bu.edu!inmet!davidb
From: davidb@inmet.inmet.com
Newsgroups: comp.lsi
Subject: Re: Book on Verilog HDL
Message-ID: <22800003@inmet>
Date: 9 Aug 90 20:29:00 GMT
References: <140081@sun.Eng.Sun.COM>
Lines: 45
Nf-ID: #R:sun.Eng.Sun.COM:140081:inmet:22800003:000:2131
Nf-From: inmet.inmet.com!davidb    Aug  9 16:29:00 1990