Re: verilog and synthesis

Thread View: comp.lang.verilog

1 messages

[T] Back to Threads [V] Tree View [G] Group Articles

1 total messages Started by John Cooley Sun, 13 Dec 1992 04:08

#149

Author: John Cooley
Date: Sun, 13 Dec 1992 04:08

25 lines
1699 bytes

From: ekenberg@down.hep.upenn.edu (Tor L. Ekenberg)

> I am looking for information about using Verilog for synthesis. I guess
> something about what constructs are prefered, if there are some
> companies that provide tools, etc. I am completely new to the field
> of synthesizable Verilog so any information will be useful.

Tor, you may wish to join the E-mail Synopsys User Group (ESNUG) if
your company already owns a copy of Synopsys.  You'll find we discuss
issues just like you're asking.  To join, all you have to do is send
me e-mail expressing an interest in subscribing.

                                               - John Cooley
                                                 ESNUG Moderator


 ===========================================================================
 Trapped trying to figure out a Synopsys bug?  Want to hear how others dealt
 with it ?  Join the E-Mail Synopsys Users Group!  To join, E-mail me today! 
 ===========================================================================
      !!!     "It's not a BUG,    | Preferred Address: jcooley@world.std.com
     /o o\  /  it's a FEATURE!"   |    Backup Address: jcooley@miracle.com
    (  >  )                       |              (508) 429-4357
     \ - /       |   Snail Mail: P.O. Box 6222, Holliston, MA 01746-6222
     _] [_       |     "This here ain't no one's opinion 'cept my own."

Thread Navigation

This is a paginated view of messages in the thread with full content displayed inline.

Messages are displayed in chronological order, with the original post highlighted in green.

Use pagination controls to navigate through all messages in large threads.

Back to All Threads